ICCD 2020

Important Dates:

Abstract Submission
May 29, 2020, 11:59pm AOE
June 12, 2020, 11:59pm AOE

Paper Submission
June 5, 2020, 11:59pm AOE
June 12, 2020, 11:59pm AOE

August 17, 2020

September 18, 2020

Contact Us

Web Chair


The 38th IEEE International Conference on Computer Design 

October 18 - 21, 2020

Hartford, Connecticut, USA

ICCD 2020 – Now Taking Place Virtually

The safety and well-being of all conference participants is our priority. After evaluating the current COVID-19 situation, the decision has been made to transform the in-person component of ICCD 2020 into an all-digital conference experience – ICCD 2020 will now be an online event.

Therefore, ICCD 2020 will no longer take place in Hartford, Massachusetts, USA, and will instead take place virtually. The conference dates remain the same: October 18-21, 2020. Proceedings will not be canceled, publications will continue as planned, and the registration fee will be adjusted accordingly. Details will be provided in the coming weeks.
For questions, please contact us via 

The IEEE International Conference on Computer Design encompasses a wide range of topics in the research, design, and implementation of computer systems and their components. ICCD’s multi-disciplinary emphasis provides an ideal environment for developers and researchers to discuss practical and theoretical work covering systems and applications, computer architecture, verification and test, design tools and methodologies, circuit design, and technology. We especially encourage submissions that look forward to future systems and technologies.
Original manuscripts are welcomed to be submitted to the following tracks:
Track 1. Computer Systems: Systems architecture (memory hierarchy, memory, storage, NoC), and systems software (compiler, programming language/model, OS, hypervisor, runtime) design and co-design for embedded/real-time systems, high-performance computing (HPC) systems, data center and cloud/edge servers, exascale systems; General purpose multi/many cores, co-processors, accelerators, and application-specific systems; Support for security, reliability, and energy efficiency and proportionality; Architectures and compilers for thread parallelism, synchronization, and communication; Virtual memory; Systems support for NVMs and future novel computing platforms including quantum, neuromorphic, and bio-inspired computing; Specialized OS, runtime, and storage systems for high-performance computing and exascale systems.
Track 2. Electronic Design Automation: System-level design and synthesis; High-level, logic and physical synthesis; Physical planning, design, and early estimation for large circuits; Automatic analysis and optimization of timing, power, variability/yield, temperature, and noise; Physical design, including floorplanning, placement, and routing; Clock-tree synthesis; Verification methods at different levels of the EDA flow; Tools for multiple-clock domains, asynchronous, and mixed timing methodologies; CAD support for FPGAs, ASSPs, structured ASICs, platform-based design and NOC; DfM and OPC methodologies; Tools and design methods for emerging technologies (MEMs, spintronics, nano, quantum).
Track 3. Smart, Autonomous and Embedded Systems: Embedded devices and systems; Autonomous systems modeling, sensing, reasoning and computation; Smart systems including smart homes, smart cities, connected communities, smart transportation, smart grid; Perception mechanisms including visual, auditory, and tactile information processing, Neural Computing; Low-power edge and IoT devices: sensing, networking; knowledge acquisition, representation, processing and usage in complex systems; Cyber-physical and Cyber-biological systems
Track 4. Logic and Circuit Design: Circuits and design techniques for digital, memory, analog and mixed-signal systems; Circuits and design techniques for high performance and low power; Circuits and design techniques for robustness under process variability, electromigration, and radiation; Design techniques for emerging and maturing technologies (MEMs, nano-spintronics, quantum, flexible electronics, multigate devices, in-memory computing); Asynchronous circuit design; Signal-processing, graphic-processor, and datapath circuits.
Track 5. Processor Architecture: Microarchitecture design techniques for single- and multi-core processors, such as instruction-level parallelism, pipelining, caching, branch prediction, and multithreading; Techniques for low-power, secure, and reliable processors; Embedded, network, graphic, system-on-chip, application-specific and digital signal processor design; Hardware support for processor virtualization; Real-life design challenges: case studies, tradeoffs, postmortems.
Track 6. Test, Verification, and Security: Design error debug and diagnosis; Fault modeling; Fault simulation and ATPG; Analog/RF testing; Statistical test methods; Large volume yield analysis and learning; Fault tolerance; DFT and BIST; Functional, transaction-level, RTL, and gate-level modeling and verification of hardware designs; Equivalence checking, property checking, and theorem proving; Constrained-random test generation; High-level design and SoC validation; Hardware security primitives; Side-channel analysis; Logic and microarchitectural countermeasures; Hardware security for IoT; Interaction between VLSI test and trust.

Sponsored by: